

## SEMESTER S6

### VLSI VERIFICATION & TESTING

<b>Course Code</b>	<b>PEEVT635</b>	<b>CIE Marks</b>	40
<b>Teaching Hours/Week (L: T:P: R)</b>	3-0-0-0	<b>ESE Marks</b>	60
<b>Credits</b>	5/3	<b>Exam Hours</b>	2 Hrs. 30 Min.
<b>Prerequisites (if any)</b>	PCEVT402 Digital System Design	<b>Course Type</b>	5 Credit Elective

#### Course Objectives:

1. To understand the complexity of verification and build SoC verification environments.
2. To use UVM to develop scalable, reusable, and efficient verification environments for complex designs.
3. To gain proficiency in System Verilog for designing and verifying complex digital systems
4. To design and implement effective test strategies to detect and diagnose faults in VLSI circuits.

### SYLLABUS

<b>Module No.</b>	<b>Syllabus Description</b>	<b>Contact Hours</b>
1	<p><b>Introduction:</b> Scope of testing and verification in VLSI design process; Issues in testing and verification of complex chips; embedded cores and SOCs, Functional verification, Timing verification.</p> <p><b>System Level Verification:</b> Test Plan-Block Level Verification-Interface Verification. Application Based Verification-Canonical SoC Design-Testbench for the Canonical Design. Fast Prototype vs. 100 Percent Testing - FPGA Prototyping, Emulation Based Testing, Silicon Prototyping. Gate Level Verification-Sign Off Simulation, Gate Level Simulation with Unit-Delay Timing , Gate Level Simulation with Full Timing. Formal Verification. Choosing Simulation Tools.</p>	9

2	<p><b>Specialized Hardware for System Verification</b> - Accelerated Verification Overview, RTL Acceleration-Software Driven Verification, Traditional In Circuit Verification, Intellectual Property, Design Guidelines for Accelerated Verification.</p> <p><b>UVM:</b> Introduction, Verification Planning and Coverage-Driven Verification, Multi-Language and Methodologies, UVM Overview, UVM Testbench and Environments, Interface UVCs, System and Module UVCs, Software UVCs, The SystemVerilog UVM Class Library, UVM Utilities. UVM Library basics, Interface UVCs, Automating UVC Creation, Simple Testbench Integration, Register and Memory Package, System UVCs and Testbench Integration.</p>	9
3	<p><b>SystemVerilog:</b> Basic circuits design using SystemVerilog. Procedural Statements and Functions, Implementation of OOPs Concepts in System Verilog, SystemVerilog DPI (Direct Programming Interface), Example, Enum Cast, Code library, SystemVerilog TestBench-SystemVerilog TestBench and Its components, combinational circuit – TestBench Example, Memory Model – TestBench Example. Connecting the testbench and design. 4 port ATM Router- Case study.</p>	9
4	<p><b>Testing:</b> VLSI testing process and test equipment, Automatic Test Equipment, SCOAP Controllability and Observability, High-Level Testability Measures, Combinational circuit test generation-Redundancy Identification (RID)-Combinational ATPG Algorithms-Test Generation Systems-Test Compaction, Sequential circuit test generation-ATPG for Single-Clock Synchronous Circuits-Simulation-Based Sequential Circuit ATPG, Memory Test, Delay Test, IDDQ test, Design for testability-DFT and Scan Design-Partial-Scan Design. Built-In-Self-Test (BIST)- Random Logic BIST, Memory BIST, Boundary Scan Standard, Analog Test Bus Standard.</p>	9

**Course Assessment Method**  
**(CIE: 40 marks, ESE: 60 marks)**

**Continuous Internal Evaluation Marks (CIE):**

<b>Attendance</b>	<b>Assignment/ Microproject</b>	<b>Internal Examination-1 (Written)</b>	<b>Internal Examination- 2 (Written )</b>	<b>Total</b>
<b>5</b>	<b>15</b>	<b>10</b>	<b>10</b>	<b>40</b>

**Criteria for Evaluation (Evaluate and Analyse): 20 marks**

**1. Literature Review and Report (10 Marks)**

**Assessment Method:**

- Students select recent publications on a specific topic related to the course (eg. BIST).
- Preparation of a report summarizing the findings, discussing the significance, and proposing future research directions.

**Criteria:**

- Relevance of Chosen Publications (2 Marks): Selection of up-to-date and significant research papers.
- Depth of Analysis (4 Marks): Thorough understanding and critical analysis of the literature.
- Clarity and Organization (2 Marks): Well-structured report with clear arguments.
- Originality (2 Marks): Innovative insights or perspectives.

**2. UVM for verification and Report (5 Marks)**

**Assessment Method:**

- Use UVM for verification of digital circuits(eg. ALU Verification with UVM, Asynchronous FIFO) using ModelSim Questa/ Synopsys VCS/ Cadence Incisive Enterprise Simulator/ Xilinx Simulator (XSIM) or any other FOSS tools.
- Preparation of a detailed report.

**Criteria:**

- Comprehensiveness (2 Marks): Detailed explanation of the design and the tool used.
- Application Understanding (1 Mark): Insight into how the designing relate to the theoretical concepts covered in class.
- Report Quality (1 Mark): Clear and concise presentation of information.
- Reflective Analysis (1 Mark): Personal reflections and insights gained from the realization.

**3. Simulation Tool Familiarization for SystemVerilog and Report (5 Marks)**

**Assessment Method:**

- Students use/study simulation tools (e.g., using ModelSim Questa/ Synopsys VCS/ Cadence Incisive Enterprise Simulator/ Xilinx Simulator (XSIM) or any other FOSS tools) to model digital designs discussed in the course.
- They prepare a report on the simulations, including the methodology, results, and interpretations.

**Criteria:**

- Tool Knowledge (2 Marks): Understand the features of the simulation tool.
- Familiarisation of Simulations (1 Mark): Representation of design characteristics.
- Report Quality (2 Mark): Well-organized and clearly written report.

**End Semester Examination Marks (ESE)**

*In Part A, all questions need to be answered and in Part B, each student can choose any one full question out of two questions*

<b>Part A</b>	<b>Part B</b>	<b>Total</b>
<ul style="list-style-type: none"><li>• 2 Questions from each module.</li><li>• Total of 8 Questions, each carrying 3 marks</li></ul> <p><b>(8x3 =24marks)</b></p>	<ul style="list-style-type: none"><li>• Each question carries 9 marks.</li><li>• Two questions will be given from each module, out of which 1 question should be answered.</li><li>• Each question can have a maximum of 3 sub divisions.</li></ul> <p><b>(4x9 = 36 marks)</b></p>	<b>60</b>

### Course Outcomes (COs)

At the end of the course students should be able to:

Course Outcome		Bloom's Knowledge Level (KL)
<b>CO1</b>	Gain proficiency in industry standards and methodologies for design and verification for VLSI	<b>K2</b>
<b>CO2</b>	Create, configure and customize reusable, scalable, and robust UVM Verification Components (UVCs)	<b>K3</b>
<b>CO3</b>	Analyse the use of procedural statements and routines in testbench design with system verilog.	<b>K4</b>
<b>CO4</b>	Apply OOP concepts in designing testbench with system verilog	<b>K3</b>
<b>CO5</b>	Effectively test VLSI systems using existing test methodologies, equipments and tools.	<b>K2</b>

Note: K1- Remember, K2- Understand, K3- Apply, K4- Analyse, K5- Evaluate, K6- Create

### CO-PO Mapping Table (Mapping of Course Outcomes to Program Outcomes)

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
<b>CO1</b>	3		3		3							
<b>CO2</b>	3		3	3	3							
<b>CO3</b>	3	3	3		3							
<b>CO4</b>	3		3	3	3							
<b>CO5</b>	3		3	3	3							

Note: 1: Slight (Low), 2: Moderate (Medium), 3: Substantial (High), -: No Correlation

<b>Text Books</b>				
<b>Sl. No</b>	<b>Title of the Book</b>	<b>Name of the Author/s</b>	<b>Name of the Publisher</b>	<b>Edition and Year</b>
1	SystemVerilog for Verification	Chris Spears	Springer	2nd Edition, 2008
2	Digital Systems Testing and Testable Design	M. Abramovici, M. A. Breuer, A. D. Friedman	Piscataway, New Jersey: IEEE Press,	1994
3	Reuse Methodology Manual for System-on-a-Chip Designs	Micheal Keating & Pierre Bricaud	Springer	2002
4	A Practical Guide to Adopting Universal Verification Methodology (UVM)	Sharon Rosenberg & Kathleen A Meade	Lulu publishers (Lulu.com)	2nd Edition, 2012
5	The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology	Ray Salemi	Boston Light Press	2013
6	Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits	M. Bushnell and V. D. Agarwal	Kluwer Academic Publishers	2000

<b>Reference Books</b>				
<b>Sl. No</b>	<b>Title of the Book</b>	<b>Name of the Author/s</b>	<b>Name of the Publisher</b>	<b>Edition and Year</b>
1	IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, 10.1109/IEEESTD.2018.8299595	IEEE	IEEE	2018
2	Introduction to Formal Hardware Verification	T.Kropf	Springer	2000
3	System-on-a-Chip Verification-Methodology and Techniques	P. Rashinkar, Paterson and L. Singh	Kluwer Academic Publishers	2001
4	Principles of Testing Electronic Systems	Samiha Mourad and Yervant Zorian	Wiley	2000
5	SoC Verification Methodology and Techniques	Prakash Rashinkar & Peter Paterson	Springer	2007

<b>Video Links (NPTEL, SWAYAM...)</b>	
<b>Module No.</b>	<b>Link ID</b>
1, 2, 4	Design Verification and Test of Digital VLSI Circuits, <a href="https://archive.nptel.ac.in/courses/106/103/106103116/">https://archive.nptel.ac.in/courses/106/103/106103116/</a>
2, 3	Unleashing SystemVerilog and UVM Video Series, Synopsys <a href="https://m.youtube.com/playlist?list=PLEgCreVKPx5AP61Pu36QQE0Pkni2Vv-HD">https://m.youtube.com/playlist?list=PLEgCreVKPx5AP61Pu36QQE0Pkni2Vv-HD</a>