

**SEMESTER S5**  
**DIGITAL CMOS DESIGN**

<b>Course Code</b>	<b>PCEVT501</b>	<b>CIE Marks</b>	40
<b>Teaching Hours/Week (L: T:P: R)</b>	3-1-0-0	<b>ESE Marks</b>	60
<b>Credits</b>	4	<b>Exam Hours</b>	2 Hrs. 30 Min.
<b>Prerequisites (if any)</b>	None	<b>Course Type</b>	Theory

**Course Objectives:**

1. This Course aims to offer distinctive coverage of the dynamic and static circuits and to discuss important aspects of timing and synchronisation, power dissipation, interconnect packing, and signal integrity in real-world system design

**SYLLABUS**

<b>Module No.</b>	<b>Syllabus Description</b>	<b>Contact Hours</b>
<b>1</b>	<p><b>MOS TRANSISTOR PRINCIPLES</b></p> <p>Introduction to CMOS technology: CMOS logic, CMOS fabrication and layout, Design partitioning, Circuit design, Physical Design, Design verification, Fabrication, Packaging and testing.</p> <p><b>MOS transistor:</b> MOS Transistor Basics, Secondary Effects, Process Variations, Technology Scaling.</p>	11
<b>2</b>	<p><b>Static and Dynamic circuits:</b></p> <p><b>CMOS Inverter:</b> Static CMOS Inverter: DC Characteristics, Beta Ratio Effects, Noise margin. Other static CMOS logic gates, static properties (2 input NAND, NOR), Combinational logic circuits.</p> <p><b>Fundamentals of dynamic logic:</b> Dynamic pass transistor circuits, High performance dynamic circuits-Domino CMOS, Multi Output Domino Logic, Dual-rail Domino Logic, NP Domino logic (NORA) logic.</p>	11
<b>3</b>	<p><b>Designing arithmetic building blocks:</b></p> <p>Adders: Design considerations, Fast adders, Multipliers, Barrel Shifters, Speed and Area Trade-offs.</p> <p><b>Semiconductor Memories:</b> Memory Design, SRAM, DRAM structure and</p>	11

	implementations	
4	<b>Interconnect effects:</b> Introduction, Wire Geometry, Interconnect Modelling: Resistance, Capacitance, and Inductance. Interconnect Impact: Delay, Energy, Crosstalk, Inductive Effects, Effective Resistance and Elmore Delay.	11

**Course Assessment Method**  
(CIE: 40 marks, ESE: 60 marks)

**Continuous Internal Evaluation Marks (CIE):**

Attendance	Assignment/ Microproject	Internal Examination-1 (Written)	Internal Examination- 2 (Written )	Total
5	15	10	10	40

**End Semester Examination Marks (ESE)**

*In Part A, all questions need to be answered and in Part B, each student can choose any one full question out of two questions*

Part A	Part B	Total
<ul style="list-style-type: none"> <li>● 2 Questions from each module.</li> <li>● Total of 8 Questions, each carrying 3 marks</li> </ul> <p style="text-align: center;"><b>(8x3 =24marks)</b></p>	<ul style="list-style-type: none"> <li>● Each question carries 9 marks.</li> <li>● Two questions will be given from each module, out of which 1 question should be answered.</li> <li>● Each question can have a maximum of 3 sub divisions.</li> </ul> <p style="text-align: center;"><b>(4x9 = 36 marks)</b></p>	<b>60</b>

## Course Outcomes (COs)

At the end of the course students should be able to:

Course Outcome		Bloom's Knowledge Level (KL)
<b>CO1</b>	Understand the basics of MOS Transistors and CMOS Inverter.	<b>K2</b>
<b>CO2</b>	Design Static and Dynamic Logic circuits.	<b>K3</b>
<b>CO3</b>	Design arithmetic and logic circuits and memory elements.	<b>K3</b>
<b>CO4</b>	Simulate and calculate the impacts of R, L, and C parasitic, the effects of technological scaling, ways to deal with capacitive crosstalk, calculate the RC delay, and inductive effects.	<b>K2</b>

Note: K1- Remember, K2- Understand, K3- Apply, K4- Analyse, K5- Evaluate, K6- Create

### CO-PO Mapping Table (Mapping of Course Outcomes to Program Outcomes)

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
<b>CO1</b>	3	3										
<b>CO2</b>	3	3										
<b>CO3</b>	3	3	2									
<b>CO4</b>	3	3										

Note: 1: Slight (Low), 2: Moderate (Medium), 3: Substantial (High), -: No Correlation

Text Books				
Sl. No	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year
1	Integrated Circuit Design	Neil H. E. Weste and David Money Harris	Pearson Education.	4/e, 2011
2	CMOS Digital Integrated Circuits	Sung-Mo Kang, Yusuf Leblebici	Tata McGraw-Hill Education	3/e, 2003
3	Digital Integrated Circuits – A Design Perspective	Rabaey, Chandrakasan and Nikolic	Pearson Education.	2/e

<b>Reference Books</b>				
<b>Sl. No</b>	<b>Title of the Book</b>	<b>Name of the Author/s</b>	<b>Name of the Publisher</b>	<b>Edition and Year</b>
1	CMOS, Circuit Design, Layout, and Simulation	R. Jacob Baker, Harry W. Li, David E. Boyce	Wiley Interscience	3/e
2	Introduction to VLSI Circuits and Systems	John P. Uyemura	John Wiley & Sons, Inc.	

<b>Video Links (NPTEL, SWAYAM...)</b>	
<b>Module No.</b>	<b>Link ID</b>
1	<a href="https://onlinecourses.nptel.ac.in/noc22_ee08/preview">https://onlinecourses.nptel.ac.in/noc22_ee08/preview</a> , <a href="https://nptel.ac.in/courses/117103066">https://nptel.ac.in/courses/117103066</a> ,
2	<a href="https://onlinecourses.nptel.ac.in/noc22_ee08/preview">https://onlinecourses.nptel.ac.in/noc22_ee08/preview</a>
3	<a href="https://www.youtube.com/watch?v=8LRMqA5ZPss">https://www.youtube.com/watch?v=8LRMqA5ZPss</a> , <a href="https://archive.nptel.ac.in/courses/117/101/117101058/">https://archive.nptel.ac.in/courses/117/101/117101058/</a>
4	<a href="https://archive.nptel.ac.in/courses/117/103/117103066/">https://archive.nptel.ac.in/courses/117/103/117103066/</a>