

## SEMESTER S3

### LOGIC CIRCUIT DESIGN

(Common to EC and AE Branches)

<b>Course Code</b>	<b>PBECT304</b>	<b>CIE Marks</b>	60
<b>Teaching Hours/Week (L: T:P: R)</b>	3:0:0:1	<b>ESE Marks</b>	40
<b>Credits</b>	4	<b>Exam Hours</b>	2 Hrs. 30 Min.
<b>Prerequisites (if any)</b>	GYEST104 Introduction to Electrical & Electronics Engineering	<b>Course Type</b>	Theory

#### Course Objectives:

1. To understand the number systems in digital systems.
2. To introduce the basic postulates of Boolean algebra, digital logic gates and Boolean expressions
3. To design and implement combinational and sequential circuits.
4. To design and implement digital circuits using Hardware Descriptive Language like Verilog on FPGA.

#### SYLLABUS

<b>Module No.</b>	<b>Syllabus Description</b>	<b>Contact Hours</b>
<b>1</b>	<b>Introduction to digital circuits:</b> Review of number systems representation-conversions, Arithmetic of Binary number systems, Signed and unsigned numbers, BCD. <b>Boolean algebra:</b> Theorems, sum of product and product of sum - simplification, canonical forms- min term and max term, Simplification of Boolean expressions - Karnaugh map (upto 4 variables), Implementation of Boolean expressions using universal gates.	<b>9</b>
<b>2</b>	<b>Combinational logic circuits-</b> Half adder and Full adders, Subtractors, BCD adder, Ripple carry and carry look ahead adders, Decoders, Encoders, Code converters, Comparators, Parity generator, Multiplexers, De-multiplexers, Implementation of Boolean algebra using MUX. Introduction to Verilog HDL – Basic language elements, Basic implementation of logic gates and combinational circuits.	<b>9</b>

<b>3</b>	<b>Sequential Circuits:</b> SR Latch, Flip flops - SR, JK, Master-Slave JK, D and T Flip flops. Conversion of Flip flops, Excitation table and characteristic equation. Shift registers-SIPO, SISO, PISO, PIPO and Universal shift registers. Ring and Johnsons counters. Design of Asynchronous, Synchronous and Mod N counters.	<b>9</b>
<b>4</b>	<b>Finite state machines</b> - Mealy and Moore models, State graphs, State assignment, State table, State reduction. <b>Logic Families:</b> -Electrical characteristics of logic gates (Noise margin, Fan-in, Fan-out, Propagation delay, Transition time, Power -delay product) -TTL, ECL, CMOS. Circuit description and working of TTL and CMOS inverter, CMOS NAND and CMOS NOR gates.	<b>9</b>

#### Suggestion on Project Topics

- A random sequence generator
- Traffic light controller
- Multiplexer based person priority check in system at airport
- Waveform generator
- Object/Visitor counter
- Fast adders
- Hamming code-based parity checker
- Arithmetic Logic Unit using FPGA

#### Course Assessment Method (CIE: 60 marks, ESE: 40 marks)

#### Continuous Internal Evaluation Marks (CIE):

Attendance	Project	Internal Examination-1 (Written)	Internal Examination- 2 (Written )	Total
<b>5</b>	<b>30</b>	<b>12.5</b>	<b>12.5</b>	<b>60</b>

## End Semester Examination Marks (ESE)

*In Part A, all questions need to be answered and in Part B, each student can choose any one full question out of two questions*

Part A	Part B	Total
<ul style="list-style-type: none"> <li>• 2 Questions from each module.</li> <li>• Total of 8 Questions, each carrying 2 marks</li> </ul> <p><b>(8x2 =16marks)</b></p>	<ul style="list-style-type: none"> <li>• Each question carries 6 marks.</li> <li>• Two questions will be given from each module, out of which 1 question should be answered.</li> <li>• Each question can have a maximum of 2 sub divisions.</li> </ul> <p><b>(4x6 = 24 marks)</b></p>	<b>40</b>

## Course Outcomes (COs)

At the end of the course students should be able to:

Course Outcome		Bloom's Knowledge Level (KL)
<b>CO1</b>	Apply the knowledge of digital representation of information and Boolean algebra to deduce optimal digital circuits.	<b>K3</b>
<b>CO2</b>	Design and implement combinational logic circuits, sequential logic circuits and finite state machines.	<b>K5</b>
<b>CO3</b>	Design and implement digital circuits on FPGA using hardware description language (HDL).	<b>K5</b>
<b>CO4</b>	Outline the performance of logic families with respect to different parameters.	<b>K2</b>

Note: K1- Remember, K2- Understand, K3- Apply, K4- Analyse, K5- Evaluate, K6- Create

## CO-PO Mapping Table (Mapping of Course Outcomes to Program Outcomes)

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
<b>CO1</b>	3	3	2	2								3
<b>CO2</b>	3	3	3	3	3	3	3	3	3			3
<b>CO3</b>	3	3	3	3	3	3	3	3	3	3	3	3
<b>CO4</b>	3		2									3

Note: 1: Slight (Low), 2: Moderate (Medium), 3: Substantial (High), -: No Correlation

<b>Text Books</b>				
<b>Sl. No</b>	<b>Title of the Book</b>	<b>Name of the Author/s</b>	<b>Name of the Publisher</b>	<b>Edition and Year</b>
1	Digital Fundamentals	Thomas L. Floyd	Pearson Education	11 <sup>th</sup> Edition, 2017
2	Fundamentals of Digital Logic with Verilog Design	Stephen Brown	McGraw Hill Education	2 <sup>nd</sup> Edition
3	Fundamentals of Logic Design	Roth C.H	Jaico Publishers. V Ed., 2009.	6 <sup>th</sup> Edition, 2009
4	Modern digital Electronics	R.P. Jain	Tata McGraw Hill, 2009	4 <sup>th</sup> Edition, 2009

<b>Reference Books</b>				
<b>Sl. No</b>	<b>Title of the Book</b>	<b>Name of the Author/s</b>	<b>Name of the Publisher</b>	<b>Edition and Year</b>
1	Digital Design: With an Introduction to the Verilog HDL, VHDL, and System Verilog	M Morris Mano, Michael D. Ciletti	Pearson India	6 <sup>th</sup> Edition, 2018
2	Fundamentals of Digital Circuits	A. Ananthakumar	PHI	4 <sup>th</sup> Edition, 2016
3	Introduction to Logic Circuits & Logic Design with Verilog	Brock J. LaMeres	Springer	2 <sup>nd</sup> Edition, 2019
4	Digital Design Verilog HDL and Fundamentals	Joseph Cavanagh	CRC Press	1 <sup>st</sup> Edition, 2008
5	Digital Circuits and Systems	D.V. Hall	Tata McGraw Hill	1989

<b>Video Links (NPTEL, SWAYAM...)</b>	
<b>Module No.</b>	<b>Link ID</b>
1	<a href="https://archive.nptel.ac.in/courses/117/106/117106086/">https://archive.nptel.ac.in/courses/117/106/117106086/</a> <a href="https://archive.nptel.ac.in/courses/106/105/106105185/">https://archive.nptel.ac.in/courses/106/105/106105185/</a>
2	<a href="https://archive.nptel.ac.in/courses/117/106/117106086/">https://archive.nptel.ac.in/courses/117/106/117106086/</a> <a href="https://archive.nptel.ac.in/courses/106/105/106105185/">https://archive.nptel.ac.in/courses/106/105/106105185/</a>
3	<a href="https://archive.nptel.ac.in/courses/117/106/117106086/">https://archive.nptel.ac.in/courses/117/106/117106086/</a> <a href="https://archive.nptel.ac.in/courses/106/105/106105185/">https://archive.nptel.ac.in/courses/106/105/106105185/</a>
4	<a href="https://archive.nptel.ac.in/courses/117/106/117106086/">https://archive.nptel.ac.in/courses/117/106/117106086/</a> <a href="https://archive.nptel.ac.in/courses/106/105/106105185/">https://archive.nptel.ac.in/courses/106/105/106105185/</a>

## PBL Course Elements

<b>L: Lecture (3 Hrs.)</b>	<b>R: Project (1 Hr.), 2 Faculty Members</b>		
	<b>Tutorial</b>	<b>Practical</b>	<b>Presentation</b>
Lecture delivery	Project identification	Simulation/ Laboratory Work/ Workshops	Presentation (Progress and Final Presentations)
Group discussion	Project Analysis	Data Collection	Evaluation
Question answer Sessions/ Brainstorming Sessions	Analytical thinking and self-learning	Testing	Project Milestone Reviews, Feedback, Project reformation (If required)
Guest Speakers (Industry Experts)	Case Study/ Field Survey Report	Prototyping	Poster Presentation / Video Presentation: Students present their results in a 2 to 5 minutes video

### Assessment and Evaluation for Project Activity

Sl. No	Evaluation for	Allotted Marks
1	Project Planning and Proposal	5
2	Contribution in Progress Presentations and Question Answer Sessions	4
3	Involvement in the project work and Team Work	3
4	Execution and Implementation	10
5	Final Presentations	5
6	Project Quality, Innovation and Creativity	3
<b>Total</b>		<b>30</b>

### Project Assessment and Evaluation criteria (30 Marks)

#### 1. Project Planning and Proposal (5 Marks)

- Clarity and feasibility of the project plan
- Research and background understanding
- Defined objectives and methodology

#### 2. Contribution in Progress Presentation and Question Answer Sessions (4 Marks)

- Individual contribution to the presentation
- Effectiveness in answering questions and handling feedback

#### 3. Involvement in the Project Work and Team Work (3 Marks)

- Active participation and individual contribution

- Teamwork and collaboration

#### **4. Execution and Implementation (10 Marks)**

- Adherence to the project timeline and milestones
- Application of theoretical knowledge and problem-solving
- Final Result

#### **5. Final Presentation (5 Marks)**

- Quality and clarity of the overall presentation
- Individual contribution to the presentation
- Effectiveness in answering questions

#### **6. Project Quality, Innovation, and Creativity (3 Marks)**

- Overall quality and technical excellence of the project
- Innovation and originality in the project
- Creativity in solutions and approaches